Data acquisition system for the Belle II experiment

Qi-Dong ZHOU (IAR/KMI, Nagoya Univ.)

on behalf of Belle II DAQ/DAQ upgrade group


23 Sep. 2020 KMI Topics



Contents


- SuperKEKB accelerator
- Belle II detector
- Belle II DAQ system
- DAQ performance in 2020 ab run
- Belle II DAQ upgrade
- Development status and performance of upgrade system
- Schedule and plan of DAQ upgrade

New physics search



З

Luminosity frontier: SuperKEKB



4

Belle II detector

Vertex detector (VXD)

- Inner 2 layers: pixel detector (PXD)
 - 2nd layer not fully installed
- Outer 4 layers: strip sensor (SVD)

Central Drift Chamber (CDC)

He (50%), C₂H₆ (50%), small cells, fast electrics

Particle ID detector

- Barrel: Time-Of-Propagation counters (TOP)
- Endcap: Aerogel RICH (ARICH)

ElectroMagnetic Calorimeter (ECL)

• CsI(TI) + waveform sampling


 K_L/μ detector (KLM)

- Outer barrel: Resistive Plate Counter (RPC)
- Endcap/inner barrel: Sci.

3D event display


 \mathcal{B}

Luminosity prospects




- Integrated luminosity is expected to reach 1 ab⁻¹ by the end of 2021, comparable with Belle/Babar
- Accumulate 50 ab⁻¹ by 2031
- Planed long showdown
 - 2022: MCP-PMT of TOP replacement, PXD replacement
 - 2026: Improvement of RF, QCS modification

Belle II DAQ system




- Unified common readout system for sub-detectors (except for PXD)
- Unified timing and trigger distribution system
- A pipeline readout
- To handle 30 kHz level 1 trigger with 0 1% dead time under raw event size of 1 MB

Readout system





Trigger and busy handshake




- FTSW module: serial link protocol driven by Vritex 5 FPGA
 - 20 RJ-45 ports, used for b2tt or JTAG
 - Tree structure with one master and slaves FTSW module

High Level Trigger (HLT)






- PXD event size = 1MB/event, 10 times larger than the rest of detectors
- Region of interest method is effective to reduce the data size
- ROI
 - Tracking software running on HLT nodes
 - Fast method: SVD tracks finding base on FPGA by dedicated AMC module (DATCON)
- PXD event data size reduced by 1/10 with ROI
 - In addition, trigger rate reduced by 1/3 with HLT ROI




Stress test for DAQ readout system




- Above 30 kHz trigger input, the processing rate is suppressed to avoid SVD FEE's buffer overflow
- Some sub-detectors observed a limit due to the throughout bandwidth (2Gbps) between COPPER to readout PC


- Operation with 30 kHz input trigger rate was achieved
- Throughout of belle2link and Gigabit Ethernet to readout PC is enough to handle 30 kHz operation



Belle II slow control system



Control room




Run control


File

	C5-Stue	io	_ = ×	statf	t-20190128 FTSW #184 / ft3m082a 2019.10.24-	15:12:48 -> 11.13 00:44:09
le Edit Search CS-Studio Window Help					ROR (at 2019.11.13 00:41:31 while not runnr	ning)
18 4 9 2 ii 12 2 • <i>A</i> •			😰 🛛 🖸 shift-default 🤛 Data Browser		xprun=028f5900 exp 10 run 3929 sub 0	
RCControlMain.opi 😫 🔛 RC TRG 🗮 OPI View				17	omask=00008000 s3q=0 clk=00 lmask=0000 MAST jpll=cc008000 clk=in GOOD-CLOCK	der monitoring
RC Command	Run status Run contro	Trigger distribution	Data flow	1T 28292	gpil=cc008000 clk=in GOOD-CLOCK	
STOP	Exp #: 12				$\frac{1}{27} \text{ cnt } 50105918 > 0 > 0 > 0 (30422.5 > 0.0 > 0)$	
0101	Run # : 184	RUNNING	RUNNING		afifo=10000000 empty trg-DISABLED	
ABORT					reset=80800000 11.13-00:16:42.941(reset) no	-FIFO EB
Detector states (ABORT before)		ore you check or uncheck	you check or uncheck a subsystem)		err=80800020 11.13-00:41:31.676(error) sr	rc=5 nott
Run setting			RUNNING	25/30	e/bs=0f000000 81000000	
Run type : null				393a3		
Trigger type : poisson			RUNNING	PXD	00=23200000 0a000000 10800001 ready tag=	
Dummy rate : 30000			Horiting	SVD CDC	01=06600000 0a000000 108007ff ready tag= 02=20000010 0a000000 108001ff seu=1 read	
HLT script :		RUNNING HLT	RUNNING	TOP	03=06500000 0a000000 108005ff ready tag=	
beam_reco_monitor		RONNING HEI	RONNING	ARI	04=18300000 0a000000 1080001f ready tag=	
Trianen / Dete etetur	S Trigger # events : Rate :	Trigger # events : Rate :	Run start:	ECL	05=06400008 10802100 108007b7 anyerr mir	
Trigger / Data status	input 3.14e+07 30.43 kH			KLM	06=19100000 0a000000 1080007f ready tag=	-0 min=60 d=0.00%
				TRG	07=18500000 0a000000 1080000f ready tag=	-0 min=30 d=0.00%
	LT02 HLT03 HLT04 HLT05	HLT06 HLT07 HLT08	HLT09		miter=01000080 maxtrig=1 maxtime=1.00us	
	12e+06 3.12e+06 3.12e+06 3.12e+06		3.12e+06	a9-a7	' dead 0 00% (+=0 00% c=0 00% n=0 00% f=0 00	15% r=0.001%)
Rate : 2.8 kHz 3	3.0 kHz 3.2 kHz 2.9 kHz 1.6 kHz	3.2 kHz 3.0 kHz 2.9 kHz	3.0 kHz	*	# global_run SpeakApp Link for Run Meeting https://speakapp.link/to/Myf5-Q password ru	m4b2p3 (♀ € Q ₺ Ø ① :
Flow : 422 MB/s 43	7 MB/s 472 MB/s 427 MB/s 235 MB/s	476 MB/s 447 MB/s 425 MB/s	445 MB/s		of new second second sectors to be an able to the second sector of the sector o	
PXD Run # : 184		SVD	Run # : 184	DAQ s	shifter: [day (08:00-20:00) @bjoern.spruck] [night (20:00-08:00) @kl	emens.lautenbach] Run Plan: https://confluence
RUNNING PXDRC RUNNING EB2TX4 ROISENDER RUNNING EB2TX5		EB2TX24 OFF EB2TX29 OFF RUNNING	SVDRC RUNNING SVD05 RUNNING SVD01 RUNNING SVD06 RUNNING	6	elastalert @rocket.cat Bot 9:40 PM	
SIOP EB2TX1 RUNNING EB2TX6		EB2TX26 OFF EB2TX31 OFF SIOP	SVD02 RUNNING SVD07 RUNNING SVD03 RUNNING SVD08 RUNNING		b2llost occurred at 2020-06-20 21:37 JST on sub-system ARICH V	
BODI EB2TX3 RUNNING EB2TX8		EB2TX27 OFF EB2TX32 OFF ABONT EB2TX28 OFF BOOT	SVD04 RUNNING SVD09 RUNNING		Aggregation resulted in the following data for summary_table_ 'source', 'error', 'count']:	<pre>fields ==> ['local_time', 'detector',</pre>
CDC Run #: 184	TOP Run #: 184 ARICH Run #: 1	84 KLM Run #: 184	TRG Run #: 184		++	count
RUNNING CDC01 RUNNING CDC06 CDC02 RUNNING CDC07		RUNNING ARICHO6 RUNNING RUNNING KLM01 RUN RUNNING KLM02 RUN			+=======+=====+=====+======+======+=====	1
STOP CDC03 RUNNING CDC08			NING SIOP TRG03 OFF ABORT RCBTRGSRV RUNNING		**-	+
	BOOI BOOI ARICHOS		BOOI		b2llost source = 5_6 cpr4014b	
ECL Run # : 184	HLT Run # : 184					
ECL02 RUNNING ECL07	RUNNING RCELTRG OFF RUNNING RC_HLT01 RUNNING RC RUNNING RC_HLT02 RUNNING RC	HLT07 RUNNING STORE02 RUNNING STORE07 RUNNING	RC_ERECO1 RUNNING RC_ERECO2 OFF		ryosuke.itoh Moderator 9:41 PM Run 5967 started. physics/gdl/beam_reco_monitor	Chat tool for
		HLTOS RUNNING STOREO3 RUNNING STOREO8 RUNNING O HLTO9 RUNNING STOREO4 RUNNING STOREO9 RUNNING	QMMASTER OFF		koji.hara 10:05 PM	
BODI ECLOS RUNNING ECLIO	RUNNING BOOT RC_HLTOS RUNNING RC	HLT10 OFF STORE05 RUNNING STORE10 OFF		SVD	Clipboard - 2020年6月20日午後10時5分 ♀ ▼	operation
					と し への で 、 本 、 本 の 、 に 一 で し	oporation
			b2shift			
	GUI run contr	oi panei				
		-				
					150 mm Jun 2 US 170 mm Later L	99 @ e :
				23/72	koji.hara 10:07 PM	
				-5.40	Luminosity record reached 2.337 x 10^34. So amazing 😳	
					isamu.nakamura 10:08 PM	
					Knob tuning on going. So far we did only a few out of ten or so.	5

Monitoring system (ELK)



SuperKEKB/Bellell run status



19/10

19/11

19/12

20/3

20/4

20/5


20/6


20/7

17

DAQ performance in 2020ab


- DAQ efficiency is about 90% (include injection veto)
 - Level 1 trigger rate up to 5 kHz
- 9 HLT units (3000 cores) are operated with newly implemented with Zero-MQ HLT, improved the stability
- Newly implemented monitoring system (ELK) is extensively used to monitor the system and report issues
- Typical DAQ troubles
 - COPPER CPU freeze
 - link error
 - COPPER-HSLB <-> FEEs
 - FTSW <--> FEEs
 - Data corruption





Data taking efficiency in 2020ab

K. Matsuoka @ 36th B2GM




Major downtime in 2020ab


K. Matsuoka @ 36th B2GM

PXD		(Stop/s	start RC)		exp 12	2 (Mar	19 - Jur	n 21, 20	20)
SVD	(Misc	onfigurat	ion)						
CDC		(FEE)							
TOP									
ARICH		(HV da	emon)						
ECL	📕 (Bug in	DQM)							
KLM								(DC25	5)
TRG	📕 (Misdia	gnosis)							
DAQ	(CO	PPER)				Major	problem	in parent	neses
	0 5	5 1	LO :	15	20	25	30	35	40
				Down tii	me (hou	rs)			


Belle II DAQ upgrade



PCIe40 module



New readout system




• Upgrade of readout system will keep the modification as small as possible, for the system connected. No major modification required for the other systems.

Development of firmware and software


Pcie40 (low-level) firmware and software driver: IJClab + Krakow experts



TTD interface, userlogic, slow control, DAQ software: others Belle II DAQ members KEK, Nagoya, Hawaii, Louisville, etc.



DMA implementation




- Intel IP with external custom DMA controller
- Implemented as a QSYS module by Piotr Kapusta
- External DMA controller:
 - Extends DMA capabitilies (organize transfers into PC memory to ease handling by software)
- 2 buffers for events coming from user logic:
 - 32kB FIFO
 - 32kB memory necessary for DMA IP

P. Robbe @ 36th B2GM

- Pulse trigger rate: 470 kHz (times 8 kBytes)
- Data transmission rate: 39 Gbits/s
 - Readout PC using 10 Gbps Ethernet
- 10 % of event detect back-pressure.
- Pulse trigger rate: 260 kHz, 21 Gbits/s, no event lost.

Userlogic: event building & formatting




Event-building -> O.K.

- Reduction of redundant info.
 -> O.K.
- Data-check -> to be done
 - CRC calculation
 - Event-incrementation
 - Mismatch in headers from different links
 - -> Add error-bit flag in an error event and later software will check only for error-flagged events.

Slow control performance


- 3 access methods of SLC for PCIe40 are fully working.
 - A7D8 and A16D32 kept the same feature as HSLB has
 - Streaming file separated based on packet length, which corresponding to KLM (6 words) and ARICH (100 words) specific functions.
- A16D32 access: 83 us / pre access
 <->1 ms / pre access for HSLB
 - Parallel access with multiple links is working well
 - It takes the same time for the access w/ and w/o parallel access
 - Streaming file: 360 KBps for KLM method (6 words pre packet), 350 KBps for HSLB
 - 1-2 sec downloading ARICH firmware by PCIe40, almost same as HSLB

Detector	A7D8	A16D32	byte stream
SVD	0		
CDC		0	
ΤΟΡ		0	
ARICH		0	○ (~3MB)
ECL	0	0	
KLM		0	0



Preparation for replacement

- 31 (24 + 7(M&O)) boards has been produced, then tested at CERN, they already arrived at KEK in Sep. 2020
- 4 boards were installed in the serves for TOP and KLM replacement
- 10 GbE NIC installed to ROPC, 10 GbE network switch <-> B3 HLT sever room installed



Full replacement timescale

Current COPPER system will be on standby for a while after the installation, In case of a serious trouble, we can rollback to the COPPER system quickly

Summary

- Belle II DAQ system was designed to handle 40 times larger luminosity than the former Belle experiment
- A unified readout system was designed based on COPPER module for common readout of sub-detectors (except PXD)
- Region Of Interest (ROI) is used to reduce PXD data (1/10)
- 9 HLT units (3000 cores) is now operating during 2020ab, HLT reduce the data size by 1/3
- Operation with current DAQ system has been improved and data-taking efficiency reach to 84.2 % during 2020ab. still have room to be improve.
- COPPER cpu freeze and link errors (belle2link, b2ttlink) are the main issues in 2020ab for DAQ
- Pcie40 module is adopted for the upgrade of Belle II DAQ readout system
- Upgrade will keep the main feature of current readout system to keep the modification of sub-detectors as less as possible.
- Firmware and software development are almost done
- Replacement is scheduled this winter for TOP and KLM, the others are during summer shutdown 2021.